Home

Hi, I’m Kanosonic

Xidian University | Digital IC Design
2023.9 - Present

Projects

ez_cpu_RV32I - An easy CPU with 5-stage pipeline based on RV32I
ez_modules - Easy Verilog modules for self-learning